A 2-stage matching scheduler for a VOQ packet switch architecture

نویسندگان

  • Ying Jiang
  • Mounir Hamdi
چکیده

Virtual Output Queuing (VOQ) is a practical and high-performance packet switch architecture. There are many simple iterative arbitration algorithms proposed for the VOQ architecture. These algorithms either employ a 3-phase or a 2phase hand-shaking scheme between the switch inputs and outputs. It has been shown that neither scheme can outperform the other in all traffic patterns. As a result, we propose a 2-stage matching algorithm that combines the benefit of both schemes, and also achieves the best desynchronization of arbiter pointers during their scheduling. We will demonstrate that this new algorithm outperforms all the other iterative algorithms considered under various traffic models. We also propose a possible hardware implementation method of the algorithm.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Decoupled parallel hierarchical matching schedulers

The load balanced Birkhoff–von Neumann switch is an elegant VOQ architecture with two outstanding characteristics: (i) it has a computational cost of Oð1Þ iterations and (ii) input controllers do not exchange information (as a result, it allows decoupled implementations with a low power density). The load balancing stage guarantees stability under a broad class of traffic patterns. It may alter...

متن کامل

A Practical Scheduler For High-Speed Packet Switches and Internet Routers

The input queued (IQ) crossbar based switching, employing virtual output queueing (VOQ), is the dominant architecture for high-performance packet switches. The performance of a VOQ switch depends solely on the scheduling algorithm used. Maximum Weight Matching (MWM) algorithms have optimal performance however they are not practical due to their hardware complexity. Round Robin (RR) based algori...

متن کامل

A Novel Feedback-based Two-stage Switch Architecture

A load-balanced two-stage switch can eliminate the scheduler, is scalable, and provides close to 100% throughput. Its major problem is that packets can be mis-sequenced. Aim at preventing packets from being received out-of-sequence at outputs, we provide an elegant solution to the mis-sequencing problem based on a novel two-stage switch architecture with feedback. The feedback path is construct...

متن کامل

A Practical Deterministic Crossbar Scheduler Achieves Almost Full Throughput without Being Heavily Affected by Short Virtual Output Queues Or

......Input-queued crossbars are the common building blocks in Internet routers, datacenter and high-performance computing interconnects, and on-chip networks. These crossbars often contain no buffers, which saves valuable chip area. Arriving packets issue requests to a central scheduler. While waiting for the scheduler to grant their requests, packets wait at input packet buffers in front of t...

متن کامل

MSMPS Packet Scheduling Algorithm for VOQ Switches

In this paper we present Maximal Size Matching with Permanent Selection (MSMPS) algorithm [1] which is responsibilities for circuit switching control. We discussed the general algorithm rules and circuit switching architecture which was used in our research. This switch architecture uses Virtual Output Queues (VOQ) for buffering incoming packets. MSMPS algorithm based on permanent connections b...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002